

<del></del>				- JUN-	7-2001	
Form PTO-1449 Modified			Docket No. D5116-00002A Technology Gentop 2673(427			
OIPE	List of Patent and Publications Cited by Applicant (Use several sheets if necessary)  (S. Department of Commerce Patent and Trademark Office			Docket No.  D5116-00002A RECEPTORY CENTOP 180.  Applicant APR     200   Saxena et al.  Filing Date 09/29/2000 2812		
MAR 3 0 200				Filing Date <b>09/29/2000</b>	Group 2812	1 (ER 28(
i.	16 J		U. S. PATEN	NT DOCUMENTS		
Examiner Initial	Cite No.	Document No.	Date	Name	Class	Subclass
mey	AA	4,795,964	1/3/89	Mahant-Shetti et al.	324	60
met	AB	4,939,681	7/3/90	Yokomizo et al.	364	578
mest	AC	5,067,101	11/19/91	Kunikiyo et al.	364	578
meu	AD	5,068,547	11/26/91	Gascoyne	307	443
mest	AE	5,070,469	12/3/91	Kunikyo et al.	364	578
met	AF	5,286,656	2/15/94	Keown et al.	324	158
MEH	AG	5,301,118	4/5/94	Heck et al.	364	468
MEH	AH	5,438,527	8/1/95	Feldbaumer et al.	364	578
meu	AI	5,486,786	1/23/96	Lee	327	378
meH	AJ	5,502,643	3/26/96	Fujinaga	354	488
meu	AK	5,625,268	4/29/97	Miyanari	318	696
mey	AL	5,627,083	5/6/97	Tounai	438	18
meu	AM	5,629,877	5/13/97	Tamegaya	364	578
mRH	AN	5,655,110	8/5/97	Krivokapic et al.	395	500
mRH	AO	5,703,381	12/30/97	Iwasa et al.	257	48
meu	AP	5,778,202	7/7/98	Kuroishi et al.	395	306
met	AQ	5,790,479	8/4/98	Conn	368	118
meu	AR	5,798,649	8/25/98	Smayling et al.	324	551
met	AS	5,867,033	2/2/99	Sporck et al.	324	763
meu	AT	5,903,012	5/11/99	Boerstler	257	48
mer	AU	5,966,527	10/12/99	Krivokapic et al.	395	500.35

EXAMINER	DATE CONSIDERED

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP § 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to the applicant.



Form PTO-1449 Modified  Nist of Patent and Publications Cited by Applicant (Use several sheets if necessary)			Docket No. <b>D5116-00002A</b> RECEN	Serial No.	7 2	
			D5116-00002A  Applicant APR     200  Saxena et al. TC 200 MAIL ROOM  Filing Date 09/29/2000  Group 2812  DOCUMENTS			
PATENT & TRA	Pater	Department of Commer at and Trademark Offic		Filing Date 09/29/2000	Group <b>2812</b>	DO LATER?
			U. S. PATENT	DOCUMENTS		300
Examiner Initial	Cite No.	Document No.	Date ~	Name	Class	Subclass
mer	AV	5,982,929	11/9/99	Ilan et al.	382	200
me#	AW	6,005,829	12/21/99	Conn	368	118
mer	AX	6,063,132	5/16/00	DeCamp et al.	716	5
mer	AY	6,066,179	5/23/00 /	Allan	716	4
mest	AZ	6,072,804	6/6/00 · ;	Beyers, Jr.	370	450
mer	BA	6,075,417	6/13/00	Cheek et al.	331	44
meu	ВВ	6,075,418	6/13/00	Kingsley et al.	331	57
mple	вс	6,118,137	9/12/00 :	Fulford, Jr. et al.	257	48
met	BD	6,124,143	9/26/00	Sugasawara	438	18
meu	BE	6,134,191	(10/17700)	Alfke	368	118
				RECEIVED		
				JUN 7 2001		
				Technology Center 2100		

EXAMINER	DATE CONSIDERED

· .	Forr	n PTO-1449 Modified	Docket No. <b>D5116-00002A</b>	Serial No. <b>09/675,427</b>	
LA E. 10 SE	List of Patent and Publications Cited by Applicant (Use several sheets if necessary)  U.S. Department of Commerce Patent and Trademark Office		Applicant Saxena et al.		
STENT & TRADENT			Filing Date <b>09/29/2000</b>	Group 写 学 学 学 学 学 学 学 学 学 学 学 学 学 学 学 学 学 学	
Examiner Initial	Cite No.	OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)			
тен	BF	WALTON et al., "A Novel Approach for Reducing the Area Occupied by Contact Pads on Process Control Chips", Proc IEEE 1990 Int. Conference on Microelectronic Test Structures, Vol. 9, March 1990, pgs. 75-80			
meu	BG	BECKERS AND HILLTROP, "The Spidermask: A New Approach for Yield Monitoring Using Product Adaptable Tet Structures", <i>Proc IEEE 1990 Int. Conference on Microelectronic Test Structures</i> , Vol. 8, March 1990, pgs. 61-66			
mer	вн	LIEBMAN et al. "Understanding Across Chip Line Width Variation: The First Step Toward Optical Proximity Correction", SPIE Vol. 3051, pgs.124-136.			
met	BI	PCT International Search Report, March 13, 2001			
meu	ВЈ	CONTI. M. et al., Parametric Yield Formulation of MOS IC's Affected by Mismatch Effect. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, May 1999, Vol. 18, No. 5, Pages 582-596			
mer	BK	TO. H. et al., Mismatch Modeling and Characterization of Bipolar Transistors for Statistical CAD. IEEE Transactions on Circuits and Systems–I: Fundamental Theory and Applications, July 1996, Vol. 43, No. 7, Pages 608-610			
met	BL	FELT. E. et al., Measurement and Modeling of MOS Transistor Current Mismatch in Analog IC's, 1994 IEEE/ACM International Conference on Computer-Aided Design, November 1994, Pages 272-277			
male	ВМ	MICHAEL. C. et al., A flexible Statistical Model for CAD of Submicrometer Analog CMOS Integrated Circuits, 1993, IEEE/ACM International Conference on Computer-Aided Design, November 1993, Pages 330-333			
mali	BN	OGRENCI. A. et al., Incorporating MOS Transistor Mismatches Into Training of Analog Neural Networks, Proceedings of NC, International ICSC/IFAC Symposium on Neural Computation, September 1998, Abstract only			
		RECEIVED			
			JUN	7 2001	
		Technology Center 2100			

PH1\828278.1

EXAMINER	DATE CONSIDERED	april 15,2004

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP § 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to the applicant.